Arm interview question

questions techniques sur VHDL/verilog, python...