A10 Networks interview question

Cache line size, CPU atomic operation, lock implementation