Impinj interview question

Design an FIR filter using Verilog?