Einfochips interview question

Design logic gates using mux only