Ampere Computing interview question

How to write an assertion in SystemVerilog