Cadence Design Systems interview question

Static timing analysis, hold time, setup time, clock tree synthesis.