Xilinx interview question

What is split completion in PCI-X?