interview started with a discussion of my work experience, projects, and responsibilities. This was followed by basic SystemVerilog and UVM questions to assess my fundamental understanding of verification concepts. The discussion then gradually moved toward verification methodologies, coding practices, and scenario-based questions related to Design Verification