Qualcomm interview question

Write a FIFO architecture in Verilog