Mostly 3 rounds of interview, In first round Projects questions and OOPS concepts questions Second round SystemVerilog and UVM concepts. Some tricky questions asked. Inheritance,Polymorphism and Constraints Datatypes, UVM concepts